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CNN-based analogic visual microprocessors have similarities with the so-called Single 
Instruction Multiple Data systems ‘, although they work directly on analog signal repre- 
sentations obtained through embedded optical sensors and hence do need neither a front- 
end sensory plane nor analog-to-digital converters. The architecture of these visual micro- 
processors is illustrated in Fig. 1 through two prototype chips, namely: ACE4K and 
ACE16K ’. In both cases, as in other related chips *, the architecture includes a core 
array of interconnected elementary processing units, surrounded by a global circuitry. 
This latter circuitry is intended for: 
Control and timing. 
* Addressing and buffering of the core cells. 
Inputloutput. 
Storage of user-selectable instructions (programs) to control the sequence of opera- 
tions of the processing core. 
* Storage of user-selectable analogic programming parameter configurations (tem- 
plates). 
On the other hand, the core of interconnected processing units embeds different func- 
tions on a common silicon substrate (see Fig. 2 for illustration purposes), namely: - 2-D sensing. 
2-D analoddigital array processing concurrent with the signal sensing. - 2-D spatio-temporal processing determined by local, receptive-field-like program- 
mable interconnections. - 2-D memory banks for concurrent on-line.uploading and downloading of short-term 
analog and digital data. 
Several analogic visual microprocessor chips in different CMOS technologies have 
been reported during the last few years. Table 1 presents a summary of some of the most 
relevant data of those implementations with at least 20 x 20 pixels. Some columns cor- 
respond to chips intended for black and white input images, while others are for chips 
which accept gray scale input images. As with any other analog processing circuit, figures 
of merit about performance must contemplate accuracy and area occupation in addition to 
speed and power consumption. Any comparison must refer to the number of operations 
per second and to the accuracy. The data in the table highlights the following: - There is a trade-off between area occupation (cell density) and accuracy, on the one 
hand, and speed of operation and power consumption, on the other. This trade-off is 
typical of analog integrated circuits ’. 
a. This overview is mostly based on the work of Sewando Espejo, Rafael Dominguez-Casm, Ricardo Carmona 
and Gustavo Lifih.  and has been supported by ESPRIT V Project IST-1999-19007 and by ONRNICOP Grant 
N00014-00-10429 (POAC), and the Spanish ClCYT Project TIC-1999-0826. 
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Figure 2. Illustrating the embedding of different functional features at the c o x  processing array of 
visual microprocessors. (a) Microphotograph of the ACE4K chip (left fipue), and conceptual represen- 
tation of the distributed functions embedded in the core array (fight figure); @) Layout of a processing 
wi t  of the ACE16K showing the areas occupied by the different functions realized concurrently by the 
core m y .  
* The evolution towards scaled-down technologies reports advantages in terms of 
speed and cell density. Actually, the ACE16K chip has 128 X 128 resolution and 
is capable of realizing sequences of 64 instructions; using up to 32 different tem- 
plates (each template consisting of 24 8-bit-coded analog programming values) dur- 
ing a sequence; loading and downloading full-size gray-scale images to and from the 
cache memory, and having always 8 full-size images available for usage during the 
flow; with an intemal processing time of 160ns, and providing digitally-coded output 
images (obtained with a battery of intemal A/D converters) with a downloading 
time of0.128ms. 
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The capability to design cells with maximum density, speed and accuracy, and mini- 
mum area and power consumption relies basically on the exploitation of all functional fea- 
tures offered by the MOS transistor. This is very different from digital design, in which 
only the switching capability of the MOS transistor is exploited. The design of the entities 
which interconnect the cells (synapses) defines one of the major issues. In order to do this, 
different possibilities may be chosen a priori. In all cases electrical controllability is pro- 
vided by default. However, the different strategies exhibit quite a different performance in 
the presence of systematic and random error sources, as well as a different incidence of the 
global signal transmission errors. Hence, careful analysis and optimization is needed to 
select the best approach. Such analysis and optimization are needed to achieve the cell 
density and accuracy levels featured by last generation chips. The background for such 
procedures can be found in literature ’ ’. 
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